Abstract-Double gate junctionless (DGJLT) transistor, as a pinch off device, was previously fabricated. In this letter, the impact of channel width variation on behaviour of the device is studied by means of 3D-TCAD simulation tool. In this matter, the transfer characteristics, energy band diagram (valence/conduction band) and normal electric field along the nanowire between the source and the drain are studied at pinch off state. By decreasing the nanowire width, the on current decreases. Threshold voltage also reduced by decreasing the wire width. The highest electric field occurs at off state and the normal component of the electric field is stronger for smaller channel width. At pinch off state, the energy band diagrams revealed that a potential barrier against the current flow was built in channel which the smallest width has higher potential barrier. The overall result agrees with the behaviour of the nanowire junctionless transistors.
I. INTRODUCTION
Aggressive trend for scaling down transistors and its related problems, has inspired lots of research and studies in recent years. Multigate junctionless transistors (JLTs) has been proposed as a promissing option for scaled down transistors [1] . These transistors have uniform doping concentration along the whole body of transistor and lack p-n junctions, as the conventional MOSFETs have. The proposed JLTs are multigated resistors, built on high doping concentration silicon-oninsulator (SOI), with a thin narrow silicon structure to facilitate reaching to full depletion (off state) [2] . Unlike the nanoscaled MOSFETs, JLTs show low short-channel effect (SCE) , low drain-induced barrier lowering (DIBL) with acceptable subthreshold slope (SS) and low off current [3] . Several structure have been proposed for JLTs in recent years, such as bulk planar junctionless transistors (BPJLTs) [4] , twin gate vertical slit FET (VeSFET) [5] , junctionless nanowire transistor with a dual-material gate (DMG-JNT) [6] . However, high doping profile for silicon body imposes the mobility degradation on charge transmission, since the dominant scattering mechanism is ionized impurity (Coulomb) scattering [7] . We reported the fabrication of side gate(s) JLTs by implementing atomic force microscope (AFM) nanolithography method [8, 9] and two wet etching processes [10] . The pinch off mechanism [11] , as well as charge transmission [12] in the device have been studied. Channel width has an important role in behaviour of JLTs and to gain complete depletion, then here, we intend to investigate the impact of channel width variation on the characteristic of the device by using 3-D TCAD simulations. In this matter, the output characteristic, conduction and valence band energy of the double gate JLTs device regarding to the channel width variations are studied, at pinch off state. We also will analyze the effect of width variation on the electric filed along the channel. This can give better understanding of the device performance and act as a guide for related works in future.
II. SIMULATION PARAMETERS AND MODELS
The fabricated device has a simple structure with a Si nanowire (channel) between two Si pads as the source and drain contacts, and to extra lateral wires as the gate contacts [13] . The p-type DGJLT was simulated with the same size and structure of fabricated device by 3D-TCAD Sentaurus, only with different channel widths (CW= 30, 60, 100 nm) to investigate the impact of channel width variation on behaviour of the device. Table 1 presents all parameters and dimensions of the devices used in simulation steps. The channel length (L) is 200nm in all simulation steps. Moreover, the gap between the gate contacts and the channel is 100 nm in each side of the channel, and the source to drain separation is 4.0 μm. The simulated structures have the same doping concentration for all the device body (channel, source/drain and gate contacts) as ptype Boron doped with a concentration of 10 15 cm -3 . Contacts workfunction is taken as 5.12 eV in all simulation steps. In Fig.1 , a 3D-view of the simulated device is shown with the dimentions shown in Table I , only with the channel width of 100 nm (the same as fabricated device). [14] and all simulations steps a single carr model without impact ionization, in order to electrostatic behaviour, were utilized. The doping-dependent Masetti mobility m implemented which can take the high field model [16] into account. This can provide b the device performance in high electric field Read-Hall recombination with the doping-d also considered [17] .
III. RESULTS AND DISCUSSIONS
In p-type DGJLT with the side gates struct is the most important parameter which can output characteristics and behaviour of the d is working in pinch-off mode [18] .
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width variation on behaviour of fferent widths are simulated and teristics of simulated structures are presented in Fig 2. It can be nanowire width, the on current e drain current dependency on age also reduced by decreasing threshold voltage variation was the low doping concentration entration JLTs, the threshold he variation of channel width. shold voltage fluctuation is dopant fluctuation [19] . nce band edge energy along the n device is biased by a V G =+2 V nt widths. This graph indicates y creates potential barrier along gnized that the potential barrier ased when the channel width onfiguration also implies that the annel area (around x=0) and the mallest channel width. potential energy behaved as a and lowered the conduction and As a result, the resistivity of this ge current declined.Simulation ergy as a function of position he source and drain at pich-off This graph indicates variation of the electron potential energy and similar to the valence band edge, it shows the potential barrier against the charge transmission into the channel, which shows higher barrier for smaller width. This is helpful to avoid of threshold voltage fluctuation. In other hand, as the width becomes thinner, the two gates are closer to each other. This leads to have more control on the channel to supress the SCE or threshold voltage roll-off effect. In this condition, the pinch-off effect is acheavable and the device forces to the off state under the influence of the normal electric field originated from the lateral gates. Fig . 5 indicates the electric field normal to the current flow for three different channel widths at the pinch off state. It indicates that the peak of the electric field is located at the area of lowest hole concentration at channel area, which agrees with the normal behaviour of JLTs [2] . It means that the highest electric field occurs at off state for pinch off device. This contradicts with the accumulation-mode transistors whose channel area has the highest electric field only when the device is on state. In fact, due to the high positive gate voltage (V G =+2.0V) at pinch off state, the normal component of the electric field is stronger for smaller channel width. It means that for larger channel width, the carriers are less influenced by the electric field in the direction perpendicular to the current flow. According to the mechanism of depletion (from the bottom to the centre and top of the channel [8] ), the electric field aligns toward the bottom of the channel (Si/BOX).
IV. CONCLUSION We investigate the impact of channel width variation on behaviour of DGJLT device at pinch off state. In this matter, the device simulated by 3D-TCAD sentaurus and the output characteristic, valence and conductance band energy and normal electric field component along the nanowire between the source and drain were studied. The potential barrier against the charge transmission into the channel increases by scaling the width of the channel. At the high positive gate voltage, the electric field aligns toward the bottom of the channel and the normal component of the electric field is stronger for smaller channel width.
